

Dr. Cahit Karakuş, February-2018

Objectives of sequential logic

to discuss the difference between **combinational** and **sequential** logic as well as the difference between **asynchronous** and **synchronous** circuits and to show why the operation of synchronous circuits is more predictable, given propagation delays.

- to explain the operation of the common latches and flip-flops
 - SR or set-reset latch, which may also be called a SR flip-flop
 - D or data flip-flip
 - T or toggle flip-flop
 - JK flip-flop
- to describe clocking and the differences between **positive edge** and **negative edge** triggering and discuss the type of control inputs — active high and active low; asynchronous, jam or direct.

Sequential Logic

- Has memory; the circuit stores the result of the previous set of inputs. The current output depends on inputs in the past as well as present inputs.
 - The basic element in sequential logic is the bistable latch or flip-flop, which acts as a memory element for one bit of data.



The Flip Flop





S	R	Q	\overline{Q}
0	0	latch	latch
0	1	0	1
1	0	1	0
1	1	0	0



\mathbf{C}	S	R	Q	Q
	0	0	latch	latch
Г	0	1	0	1
	1	0	1	0
Г	1	1	0	0
х	0	0	latch	latch
х	0	1	latch	latch
х	1	0	latch	latch
х	1	1	latch	latch



Ε	D	Q	Q
0	0	latch	latch
0	1	latch	latch
1	0	0	1
1	1	1	0



С	J	Κ	Q	Q
	0	0	latch	latch
	0	1	0	1
Г	1	0	1	0
	1	1	toggle	toggle
х	0	0	latch	latch
х	0	1	latch	latch
х	1	0	latch	latch
х	1	1	latch	latch

Flip-flop çeşitleri

- D flip-flop'u temel alınarak çeşitli flip-floplar tasarlanmıştır.
- JK flip-flop (S ve R a benziyor ama JK=11 flip-flop un şimdiki durumunun tümleyenini almak için kullanılır.)



С	J	K	Q _{gelecek}
0	х	х	Değişmez
1	0	0	Değişmez
1	0	1	0 (reset)
1	1	0	1 (set)
1	1	1	Q'sindiki

T flip-flop sadece şimdiki durumu tutar veya tümleyenini alır.

— т	<u> </u>	
→ c	Q >-	-

	.yu i	anneyennin
С	Т	Q _{gelecek}
0	х	Değişmez
1	0	Değişmez
1	1	Q'simdiki

Tüm Flip-Flop(FF)lar için karakteristik tablolar



Q(†)	Q(†+1)	D	İşlem
0	0	0	Reset
0	1	1	Set
1	0	0	Reset
1	1	1	Set



Q(†)	Q(†+1)	J	K	İşlem
0	0	0	x	Değişmez/reset
0	1	1	×	Set/tümleyen
1	0	x	1	Reset/tümleyen
1	1	×	0	Değişmez/set



Q(†)	Q(†+1)	Т	Operation
0	0	0	Değişmez
0	1	1	Tümleyen
1	0	1	Tümleyen
1	1	0	Değişmez

FLIP-FLOP NAME	FLIP-FLOP SYMBOL	CHARACTERISTIC EQUATION		EXCITATION	TABLE	
SR	S Q	$Q_{(next)} = S + R'Q$ SR = 0	Q 0 0 1	Q(next) 0 1 0	8 0 1 0	R X 0 1
			1 Q 0	1 Q(next) 0	X J 0	0 <u>K</u> X
ЈК	—>сік — К Q'—	$\mathbf{Q}_{(\text{next})} = \mathbf{J}\mathbf{Q}' + \mathbf{K}'\mathbf{Q}$	0 1 1	1 0 1	1 X X	X 1 0
D	— D Q — >Cik — Q'	$\mathbf{Q}_{(next)} = \mathbf{D}$	Q 0 0 1 1	Q(next) 0 1 0 1 0 1 0 1 0 1		D 0 1 0 1 0 1
Т	— T Q — — >Cik	$\mathbf{Q}_{(\text{next})} = \mathbf{T}\mathbf{Q'} + \mathbf{T'}\mathbf{Q}$	Q 0 0	Q(next) 0 1		T 0 1
	Q'		1	0		1 0







COUNTERS

Binary count sequence

If we examine a four-bit binary count sequence from 0000 to
 1111, a definite pattern will be
 evident in the "oscillations" of
 the bits between 0 and 1





A 0 1 0 1 0 1 0 1 0 1 0 1 B 0 1 1 0 0 1 1 0 0 1 1 0



	С	Η,	Κ	Q	Q
	L	0	0	latch	latch
	Ţ	0	1	0	1
	L	1	0	1	0
	L	1	1	toggle	toggle
ĺ	Х	0	0	latch	latch
	Х	0	1	latch	latch
	Х	1	0	latch	latch
ĺ	х	1	1	latch	latch

A four-bit "up" counter







A simultaneous "up" and "down" counter





Synchronous Counters (continued)

- Internal details =>
- Internal Logic
 - XOR complements each bit
 - AND chain causes complement of a bit if all bits toward LSB from it equal 1
- Count Enable
 - Forces all outputs of AND chain to 0 to "hold" the state
- Carry Out
 - Added as part of incrementer
 - Connect to Count Enable of additional 4-bit counters to form larger counters







State Table

State Table

- *State table* a multiple variable table with the following four sections:
 - *Present State* the values of the state variables for each allowed state.
 - Input the input combinations allowed.
 - *Next-state* the value of the state at time (t+1) based on the <u>present state</u> and the <u>input</u>.
 - Output the value of the output as a function of the present state and (sometimes) the input.
- From the viewpoint of a truth table:
 - the inputs are Input, Present State
 - and the outputs are Output, Next State



State Table

- The state table can be filled in using the next state and output equations:
 - A(t+1) = A(t)x(t) + B(t)x(t)
 - $B(t+1) = \overline{A}(t)x(t);$
 - $y(t) = \overline{x}(t)(B(t) + A(t))$

Present State	Input	Next State	Output
$\mathbf{A}(\mathbf{t}) \mathbf{B}(\mathbf{t})$	x(t)	A(t+1) B(t+1)	y(t)
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0

State Diagrams

- The sequential circuit function can be represented in graphical form as a <u>state diagram</u> with the following components:
 - A <u>circle</u> with the state name in it for each state
 - A directed arc from the Present State to the Next State for each state transition
 - A label on each directed arc with the Input values which causes the state transition, and
 - A label:
 - On each <u>circle</u> with the <u>output</u> value produced, or
 - On each <u>directed arc</u> with the <u>output</u> value produced.





Example : State Diagram

- Which type?
- Diagram gets confusing for large circuits
- For small circuits, usually easier to understand than the state table







Example: Durum Diyagramı



Example: Sayıcı – JK Flip Flop



Tetikleme - Uyarma

Output State	e Transitions	Flip-flop inputs			
Present State Q2 Q1 Q0	Next State Q2 Q1 Q0	J2 K2	J0 K0		
000	0 0 1	0 X	0 X	1 X	
0 0 1	010	0 X	1 X	X 1	
0 1 0	0 1 1	0 X	X 0	1 X	
0 1 1	100	1 X	X 1	X 1	
100	101	X 0	0 X	1 X	
101	1 1 0	X 0	1 X	X 1	
1 1 0	1 1 1	X 0	X 0	1 X	
1 1 1	000	X 1	X 1	X 1	

С	J	K	Q	Q
Г	0	0	latch	latch
Г	0	1	0	1
Г	1	0	1	0
Г	1	1	toggle	toggle
x	0	0	latch	latch
x	0	1	latch	latch
X	1	0	latch	latch
x	1	1	latch	latch





					Outp	out State T	ransitions	Flip-flop	inputs	_		
Prese Q2	ent St Q1 Q	ate 0					Next State Q2 Q1 Q0	T2 T1	. TO			
0 0 0 1 1 1 1 1	0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1						$\begin{array}{ccccccc} 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \\ 0 & 0 & 0 \end{array}$	0 0 0 1 0 0 1 1 0 0 0 1 0 1 0 0 1 1	1 1 1 1 1 1 1 1 1			
0201 00 01 11 10) 0 0 0 0	1 0 1 1 0	02Q1 00 01 11 10) 0 0 0	1 1 1 1	0201 00 01 11 10	0 1 1 1 1 1 1 1 1 1 1 1				- TQ ->Q'- FF2	
	T2 1	map	I	T1	map		T0 map	T0 = 1;	T1 = Q	20;	T2 = Q1*Q	20

 JK karakteristik tablosu kullanılarak her bir flipflop'un girişleri bulunur. (şimdiki ve gelecek durumlara bakarak)

Q(†)	Q(†+1)	J	K
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0

Şim	diki		Gele	ecek					
dur	um	Giriş	durum		Fli	Flip flop girişleri			Çıkış
Q	Qo	X	Q	Qo	J_1	K	Jo	Ko	Z
0	0	0	0	0	0	x	0	×	0
0	0	1	0	1	0	x	1	×	0
0	1	0	1	0	1	x	x	1	0
0	1	1	0	1	0	x	x	0	0
1	0	0	1	1	×	0	1	×	0
1	0	1	0	1	x	1	1	×	0
1	1	0	0	0	x	1	x	1	0
1	1	1	0	1	×	1	x	0	1

- Karnaugh diyagramı yardımıyla dört flip-flop'un her biri için girişlere ve çıkışa ait denklemler bulunur.
- Bu denklemler şimdiki durum ve girişler cinsindendir.
- JK FF kullanmanın avantajı: birkaç tane don't care durumuna sahip olmalarıdır. Bu sayede daha basit denklemler elde edilir.

$$J_1 = X' Q_0$$
 $J_0 = X + Q_1$
 $K_1 = X + Q_0$ $K_0 = X'$ $Z = Q_1 Q_0 X$





D FF karakteristik tablosu:

Q(†)	Q(†+1)	D	İşlem
0	0	0	Reset
0	1	1	Set
1	0	0	Reset
1	1	1	Set

Şim dur	diki 'um	Giriş	Gele du	Gelecek durum		flop şleri	Çıkış
Q_1	Qo	X	Q1	Qo	Di	Do	Z
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	1	0	1	0	0
0	1	1	0	1	0	1	0
1	0	0	1	1	1	1	0
1	0	1	0	1	0	1	0
1	1	0	0	0	0	0	0
1	1	1	0	1	0	1	1

Karnaugh diyagramı yardımıyla aynı denklemleri bulabiliriz:

$$D_1 = Q_1 Q_0' X' + Q_1' Q_0 X'$$

 $D_0 = X + Q_1 Q_0'$
 $Z = Q_1 Q_0 X$



Analysis of Sequential Circuits.

1. Derive a) excitation equations, b) next state equations,



2. Derive a) excitation equations, b) next state equations,



3. Derive a) excitation equations, b) next state equations,



5. A sequential circuit uses two D flip-flops as memory elements.

The behaviour of the circuit is described by the following equations:

D1 = Q1 + x'*Q2 D2 = x*Q1' + x'*Q2 Z = x'*Q1*Q2 + x*Q1'*Q2'







State Table for Sequential Circuit with T Flip-Flops

Pre: Sta	sent ate	Input	Ne Sta	ate	Output
Α	В	x	Α	B	у
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

(a) Circuit diagram

(b) State diagram



(b) With D flip-flops

Reset











State Table for Sequence Detector

Present State		Input	Ne Sta	ate	Output
Α	В	x	Α	В	у
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Kaynakça

- <u>https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-111-introductory-digital-systems-laboratory-spring-2006/lecture-notes/</u>
- <u>http://web.ee.nchu.edu.tw/~cpfan/FY92b-digital/Chapter-4.ppt</u>
- http://www.cs.nccu.edu.tw/~whliao/ds2003/ds4.ppt
- <u>http://www.just.edu.jo/~tawalbeh/cpe252/slides/CH1_2.ppt</u>
- Lessons In Electric Circuits, Volume IV { Digital By Tony R. Kuphaldt Fourth Edition, last update July 30, 2004.
- Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell.
- Digital Design With an Introduction to the Verilog HDL, M. Morris Mano Emeritus Professor of Computer Engineering California State University, Los Angeles; Michael D. Ciletti Emeritus Professor of Electrical and Computer Engineering University of Colorado at Colorado Springs.
- Digital Logic Design Basics, Combinational Circuits, Sequential Circuits, Pu-Jen Cheng.